What are the shipping charges for products like Clock Buffers?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

How do I contact the Customer Support Team?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Where are your products like Clock Buffers manufactured?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Do you offer any discounts on bulk orders of products like Clock Buffers?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

How long will it take to receive the order that I placed for Clock Buffers?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Are your products Clock Buffers in stock?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Clock Buffers | Clock Timing

New items

9DB403DFLF, Renesas Electronics

The Renesas Electronics 4-output differential buffer for PCIe Gen2 with the intel DB400v2 specification. It is driven by a differential output pair from a CK410B+, CK505 or CK509B main clock generator. Spread spectrum modulation tolerant, 0 to -0.5 % down spread and +/- 0.25 % center spread Supports undriven differential outputs in PD and SRC_STOP modes for power management

Product Detail

New items

CY23EP05SXC-1, Cypress Semiconductor

The CY23EP05 is a 2.5 V or 3.3 V zero delay buffer designed to distribute low-jitter high-speed clocks and is available in a 8-pin SOIC package. It accepts one reference input, and drives out five low-skew clocks. The -1H version operates up to 220 (200) MHz frequencies at 3.3 V (2.5 V), and has a higher drive strength than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY23EP05 PLL enters a power-down mode when there are no rising edges on the REF input (

Product Detail

New items

CY2305SXI-1T, Infineon

The Infineon Zero delay buffer designed to distribute high speed clocks and is available in a 8 pin SOIC package. It accepts one reference input and drives out five low skew clocks. All parts have on chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on chip and is obtained from the CLKOUT pad. Multiple low skew outputs 60 ps typical cycle to cycle jitter Zero input output propagation delay Compatible with Pentium based systems

Product Detail

New items

5PB1204CMGK, Renesas Electronics

The Renesas Electronics Mix signal is a high-performance TCXO / LVCMOS clock fan-out buffer with individual OE pin for each output. The CLKIN pin can accept either a square wave or clipped sine wave as input. The mix signal has industry-leading low jitter and extremely low current consumption, making it ideal for smart mobile devices. Extremely low operating and standby current consumption Low RMS additive phase jitter 1.8 V power supply voltage Four outputs with individual output enable pin

Product Detail

New items

9DML4493ANLGI, Renesas Electronics

The Renesas Electronics 4-input, 4-output clock multiplexer. It can also operate as a dual 2-input, 2-output clock multiplexer. It has very low additive phase jitter and is suitable for all PCIe data rates. The device supports todays complex system power sequencing requirements with Power Down Tolerant and Flexible Power Sequencing features. Supports common Clocked (CC) and IR (SRIS, SRNS) timing architectures Glitch-free output enable pins for each output Spread-spectrum tolerant

Product Detail

New items

CY2305SXI-1, Cypress Semiconductor

10 MHz to 100/133 MHz operating range, compatible with CPU and PCI bus frequenciesZero input-output propagation delay60-ps typical cycle-to-cycle jitter (high drive)Multiple low skew outputs85 ps typical output-to-output skew One input drives five outputs (CY2305)One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309)Compatible with Pentium-based systemsTest Mode to bypass phase-locked loop (PLL) (CY2309)Packages: 8-pin, 150-mil SOIC package (CY2305)16-pin 150-mil SOIC or 4.4-mm TSSOP (CY2309)3.3 V operationCommercial and industrial temperature ranges

Product Detail

New items

9DB433AGLFT, Renesas Electronics

The Renesas Electronics 9DB433 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB433 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. Output cycle-cycle jitter <50ps Output to Output skew <50ps Phase jitter: PCIe Gen3 <1.0ps rms

Product Detail

New items

2305NZ-1HDCGI, Renesas Electronics

The Renesas Electronics IDT2305NZ is a low-cost buffer designed to distribute high-speed clocks in mobile PC systems and desktop PC systems. The IDT2305NZ operates at 3.3V with five outputs that can run up to 133.33MHz The IDT2305NZ is an 8-pin version of the IDT2309NZ. It is designed for low EMI and power optimization and consumes less than 32mA at 66.6MHz, making it ideal for the low power requirements of mobile systems. One input to five output buffer/driver Low power consumption for mobile applications: less than 32mA at 66.6MHz with unloaded outputs 8.7ns max input-output delay Buffers all frequencies from DC to 133.33MHz Output-output skew < 250ps 3.3V operation High drive capability

Product Detail

New items

551MLF, Renesas Electronics

The Renesas Electronics 551 is a low cost, high-speed single input to four output clock buffer. Part of IDT's ClockBlocksTM family, this is our lowest cost, small clock buffer. See the 552-02B for monolithic dual version of the 551 in a 20 pin QSOP. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact IDT for all of your clocking needs. Input/Output clock frequency up to 160 MHz Non-inverting output clock Ideal for networking clocks Operating Voltages of 3.3 and 5.0 V Output Enable mode tri-states outputs Advanced, low power CMOS process Commercial and industrial temperature versions

Product Detail

New items

552G-02ILN, Renesas Electronics

The Renesas Electronics 552-02 is a low skew, single-input to eight output clock buffer. The device offers a dual input with pin select for switching between two clock sources. It is part of IDT's ClockBlocksTM family. See the 553 for a 1 to 4 low skew buffer. For more than 8 outputs see the MK74CBxxx BuffaloTM series of clock drivers. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs. Low power CMOS technology Operating Voltages of 2.5 V to 5 V Output Enable pin tri-states outputs 5 V tolerant input clocks Input/Output clock frequency up to 200 MHz Input clock multiplexer simplifies clock selection Industrial temperature

Product Detail

New items

CY2304SXI-2, Infineon

The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is required to be driven into the FBK pin, and can be obtained from one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps. The CY2304 has two banks of two outputs each. The CY2304 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than 25 μA of current draw. Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps. The CY2304 is available in two different configurations.

Product Detail

New items

CY2308SXI-1, Infineon

The CY2308 is a 3.3 V Zero Delay Buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip PLL that locks to an input clock presented on the REF pin. The PLL feedback is driven from external FBK pin, so user has flexibility to choose any one of the outputs as feedback input and connect it to FBK pin. The input-to-output skew is less than 250 ps and output-to-output skew is less than 200 ps. The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for chip and system testing purposes by the select inputs. The CY2308 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off resulting in less than 25 μA of current draw.

Product Detail