What are the shipping charges for products like Clock Buffers?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

How do I contact the Customer Support Team?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Where are your products like Clock Buffers manufactured?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Do you offer any discounts on bulk orders of products like Clock Buffers?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

How long will it take to receive the order that I placed for Clock Buffers?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Are your products Clock Buffers in stock?

Yes. We keep updating our stock frequently and if a product like Clock Buffers is not in stock then we will let you know.

Clock Buffers | Clock Timing

New items

CY2305SXI-1T, Infineon

The Infineon Zero delay buffer designed to distribute high speed clocks and is available in a 8 pin SOIC package. It accepts one reference input and drives out five low skew clocks. All parts have on chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on chip and is obtained from the CLKOUT pad. Multiple low skew outputs 60 ps typical cycle to cycle jitter Zero input output propagation delay Compatible with Pentium based systems

Product Detail

New items

CY2308SXI-1, Infineon

The CY2308 is a 3.3 V Zero Delay Buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip PLL that locks to an input clock presented on the REF pin. The PLL feedback is driven from external FBK pin, so user has flexibility to choose any one of the outputs as feedback input and connect it to FBK pin. The input-to-output skew is less than 250 ps and output-to-output skew is less than 200 ps. The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for chip and system testing purposes by the select inputs. The CY2308 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off resulting in less than 25 μA of current draw.

Product Detail

New items

CY23EP05SXC-1H, Infineon

The CY23EP05 is a 2.5 V or 3.3 V zero delay buffer designed to distribute low-jitter high-speed clocks and is available in a 8-pin SOIC package. It accepts one reference input, and drives out five low-skew clocks. The -1H version operates up to 220 (200) MHz frequencies at 3.3 V (2.5 V), and has a higher drive strength than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY23EP05 PLL enters a power-down mode when there are no rising edges on the REF input (< ∼2 MHz). In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25 μA of current draw. The CY23EP05 is available in different configurations. The CY23EP05-1 is the base part. The CY23EP05-1H is the high-drive version of the -1, and its rise and fall times are much faster than the -1. These parts are not intended for 5 V input-tolerant applications.

Product Detail

New items

CY2304SXI-2, Infineon

The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is required to be driven into the FBK pin, and can be obtained from one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps. The CY2304 has two banks of two outputs each. The CY2304 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than 25 μA of current draw. Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps. The CY2304 is available in two different configurations.

Product Detail

New items

853S014AGILF, Renesas Electronics

The Renesas Electronics fan out buffer is of low skew, high performance 1 to 5, 2.5V/3.3V Differential to LVPECL/ECL. It has two selectable clock inputs. Guaranteed output and part to part skew characteristics makes it ideal for those applications demanding well defined performance and repeatability. It provides five differential LVPECL/ECL outputs It has two selectable differential LVPECL clock inputs Maximum output frequency is 2GHz Maximum output skew is 55ps Maximum part to part skew is 100ps Maximum propagation delay is 500ps Ambient operating temperature is -40°C to 85°C Consists of Lead-free packaging

Product Detail

New items

9FGV0641AKILF, Renesas Electronics

The Renesas Electronics clock generator is a member of IDT's SOC-Friendly 1.8V very low-power PCIe clock family. The device has integrated 100ohm output terminations providing direction connection to 100ohm transmission lines. The device also has 6 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off. LP-HCSL outputs with integrated terminations saves 24 resistors compared to standard PCIe devices 54mW typical power consumption which reduces thermal concerns Outputs can optionally be supplied from any voltage between 1.05V and 1.8V for maximum power savings Programmable slew rate for each output that allows tuning for various line lengths Programmable output amplitude allows tuning for various application environments DIF outputs blocked until PLL is locked for clean system start-up External 25MHz crystal which supports tight ppm with 0 ppm synthesis error 3.3V tolerant SMBus interface works with legacy controllers Selectable SMBus addresses as multiple devices can easily share an SMBus segment Space saving 5 x 5 mm 40-VFQFPN for minimal board space

Product Detail

New items

9DB803DFILF, Renesas Electronics

The Renesas Electronics eight output differential buffer for PCIE gen1 and gen2 is compatible with intel differential buffer specification. This buffer provides 8 PCI-Express Gen2 clocks. It is driven by a differential output pair of main clock generator. Supports zero delay buffer mode and fan out mode Bandwidth programming available

Product Detail

New items

9DML4493ANLGI, Renesas Electronics

The Renesas Electronics 4-input, 4-output clock multiplexer. It can also operate as a dual 2-input, 2-output clock multiplexer. It has very low additive phase jitter and is suitable for all PCIe data rates. The device supports todays complex system power sequencing requirements with Power Down Tolerant and Flexible Power Sequencing features. Supports common Clocked (CC) and IR (SRIS, SRNS) timing architectures Glitch-free output enable pins for each output Spread-spectrum tolerant

Product Detail

New items

5PB1204CMGK, Renesas Electronics

The Renesas Electronics Mix signal is a high-performance TCXO / LVCMOS clock fan-out buffer with individual OE pin for each output. The CLKIN pin can accept either a square wave or clipped sine wave as input. The mix signal has industry-leading low jitter and extremely low current consumption, making it ideal for smart mobile devices. Extremely low operating and standby current consumption Low RMS additive phase jitter 1.8 V power supply voltage Four outputs with individual output enable pin

Product Detail

New items

551MLF, Renesas Electronics

The Renesas Electronics 551 is a low cost, high-speed single input to four output clock buffer. Part of IDT's ClockBlocksTM family, this is our lowest cost, small clock buffer. See the 552-02B for monolithic dual version of the 551 in a 20 pin QSOP. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact IDT for all of your clocking needs. Input/Output clock frequency up to 160 MHz Non-inverting output clock Ideal for networking clocks Operating Voltages of 3.3 and 5.0 V Output Enable mode tri-states outputs Advanced, low power CMOS process Commercial and industrial temperature versions

Product Detail

New items

9DBV0841AKLF, Renesas Electronics

The Renesas Electronics PCIE ZDB/FO-BUFFER is a 1.8V member of Renesas full featured PCIe family. It has integrated output terminations providing Zo = 100Ω for direct connection for 100Ω transmission lines. The device has 8 output enables for clock management and 3 selectable SMBus addresses. LP-HCSL outputs save 32 resistors minimal board space and BOM cost 62mW typical power consumption in PLL mode eliminates thermal concerns Spread spectrum compatible allows use of SS for EMI reduction OE pins support DIF power management HCSL compatible differential input can be driven by common clock sources Programmable slew rate for each output allows tuning for various line lengths Programmable output amplitude allows tuning for various application environments

Product Detail

New items

9ZXL0652EKILF, Renesas Electronics

The Renesas Electronics zero-delay/fan-out buffers with SMBus write protect is 2nd-generation enhanced performance buffer for PCIe and CPU applications. The device have hardware SMBUS write protection to prevent accidental writes. 6–12 Low-power HCSL (LP-HCSL) outputs Integrated terminations eliminate up to 4 resistors per output pair 85Ω output impedance 100MHz ZDB mode Spread spectrum compatible

Product Detail