Dimensions:
6 x 6 x 0.85mm
Number of I2C Channels:
1
Number of USART Channels:
1
Width:
6mm
Program Memory Size:
32 kB
Number of PWM Units:
1 x 16 bit
RAM Size:
4 kB
Data Bus Width:
32bit
Instruction Set Architecture:
RISC
Program Memory Type:
Flash
Package Type:
QFN
Maximum Frequency:
24MHz
Maximum Operating Temperature:
+85 °C
Number of UART Channels:
2
Family Name:
EFM32ZG
Device Core:
ARM Cortex M0+
Length:
6mm
Number of ADC Units:
1
Pin Count:
32
Pulse Width Modulation:
1 (3 x 16 bit)
Mounting Type:
Surface Mount
Height:
0.85mm
Typical Operating Supply Voltage:
1.9 → 3.8 V
ADCs:
4 x 12 bit
Minimum Operating Temperature:
-40 °C
Number of SPI Channels:
1
HTSUS:
8542.31.0001
RoHS Status:
ROHS3 Compliant
Program Memory Size:
32KB (32K x 8)
Peripherals:
Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Operating Temperature:
-40°C ~ 85°C (TA)
Voltage - Supply (Vcc/Vdd):
1.98V ~ 3.8V
Package / Case:
32-VQFN Exposed Pad
RAM Size:
4K x 8
Program Memory Type:
FLASH
REACH Status:
REACH Unaffected
edacadModel:
EFM32ZG210F32-B-QFN32 Models
Connectivity:
EBI/EMI, I2C, IrDA, SmartCard, SPI, UART/USART
edacadModelUrl:
/en/models/10384623
Package:
Tray
EEPROM Size:
-
Oscillator Type:
Internal
Moisture Sensitivity Level (MSL):
3 (168 Hours)
Number of I/O:
24
standardLeadTime:
20 Weeks
DigiKey Programmable:
Not Verified
Core Size:
32-Bit Single-Core
Mounting Type:
Surface Mount
Series:
Zero Gecko
Supplier Device Package:
32-QFN (6x6)
Data Converters:
A/D 4x12b; D/A 1x12b
Core Processor:
ARM® Cortex®-M0+
Speed:
24MHz
Base Product Number:
EFM32ZG210
ECCN:
5A992C
This is manufactured by Silicon Labs. The manufacturer part number is EFM32ZG210F32-B-QFN32. The given dimensions of the product include 6 x 6 x 0.85mm. Moreover, it comprises 1 I2C channels. It contains 1 USART channels. Furthermore, the product is 6mm wide. In addition, 32 kb is the program memory size. Furthermore, it is composed of 1 x 16 bit PWM units. The product has typical 4 kb RAM size. Moreover, the data bus width includes 32bit. The instruction set has risc architecture. It is a flash program memory type. The package is a sort of qfn. It features 24mhz of maximum frequency. It has a maximum operating temperature of +85 °c. It is also composed of 2 UART channels. The product belongs to a family efm32zg. On the other hand, the arm cortex m0+ is the device core. Its accurate length is 6mm. It contains 1 ADC units. It contains 32 pins. The product carries 1 (3 x 16 bit) of pulse width modulation. The product is available in surface mount configuration. In addition, the height is 0.85mm. It has 1.9 → 3.8 v of typical operating supply voltage. The ADCs included 4 x 12 bit. Whereas, the minimum operating temperature of the product is -40 °c. Furthermore, it is composed of 1 SPI channels. It is assigned with possible HTSUS value of 8542.31.0001. The product is rohs3 compliant. In addition, 32kb (32k x 8) is the program memory size. It has supplied with other peripherals, such as brown-out detect/reset, dma, i2s, por, pwm, wdt. The product has -40°c ~ 85°c (ta) operating temperature range. The supply voltage of a bespoke product includes 1.98v ~ 3.8v. Moreover, the product comes in 32-vqfn exposed pad. The product has typical 4k x 8 RAM size. It is a flash program memory type. In addition, it is reach unaffected. It provides connectivity solutions through ebi/emi, i2c, irda, smartcard, spi, uart/usart. It is shipped in tray package . The product is a internal type of oscillator. Its typical moisture sensitivity level is 3 (168 hours). 24 is the I/O value of the product. It has a long 20 weeks standard lead time. It has a core size 32-bit single-core. The product zero gecko, is a highly preferred choice for users. 32-qfn (6x6) is the supplier device package value. The typical data converters include a/d 4x12b; d/a 1x12b. arm® cortex®-m0+ is the product's core processor. It has a robust speed of 24mhz. Moreover, it corresponds to efm32zg210, a base product number of the product. The product is designated with the 5a992c code number.
Reviews
Don’t hesitate to ask questions for better clarification.